Abstract-Software Radio terminals being able to reconfigure to various radio access systems, will require robust security mechanism to protect the mobile terminals from unauthorized access and to ensure the integrity of internal process involved in reconfiguration when exchanging information with the network. This paper aims to propose an energy efficient reconfigurable hardware architecture which supports data integrity for the secured downloading of software in reconfigurable receivers. 
I. INTRODUCTION
Future multi function and multi mode mobile terminals based on SDR technologies will consist of individual dynamically configurable components that may use different access technologies(i.e. wireless LAN, cellular or satellite air interfaces or Bluetooth connection) to download configuration and radio software components that are necessary to reconfigure. Reconfigurability of radio terminals intrinsically provides the possibility of unintentionally but also deliberately corrupting the radio environment. To prevent such situations, reconfigurable systems will require security policies and architecture to cope with number of threats including unauthorized access, modification and to integrity.
Hardware architecture for high performance AES algorithm which is useful for SDR terminals has been implemented for encryption process [1] Also radio security module that offers a SDR security architecture that enables separate software and hardware certification is being developed [2] .
Security decipherment is achieved using the characteristics of the Field Programmable Gate Array, which allows the system to be arranged in a variety of different layouts [3] .Cryptographic components are also exchanged for secure download. It includes the possibility to change any of the cryptographic components employed [4] .
In this paper, reconfigurable hardware data integrity architecture has been proposed with an aim to provide secure download in SDR terminals. The proposed architecture is novel one which consumes less power than existing individual MD5 , SHA-1 hardware algorithms architectures. The area utilization of proposed architecture is analyzed with other existing hardware implementation and found that it is also very less.
II. MD-5 AND SHA-1 ALGORITHM
A. The MD5 Algorithm MD5 was introduced in 1992 by Professor Ronald Rivest. It calculates a 128-bit digest for an arbitrary l-bit message. It is an enhanced version of its predecessor MD4 [5] [6] .The algorithm could be described in two stages: Preprocessing and Hash Computation. Preprocessing involves padding a message, parsing the padded message into m-bit blocks, and setting initialization values to be used in hash computation. The final hash value generated by the hash computation is used to determine the message digest. 1) Append Padding Bits The b-bit message is padded so that a single 1 bit is appended to the end of the message, and then 0 bits are appended until the length of the message becomes congruent to 448, modulo 512. The output of the fourth round is added to the input of the first round (CV,) to produce CVq+l. 5) Output After all L 512-bit blocks have been processed, the output from Lth stage is the 128-bit message digest. Fig.4 .
After processing Mn, the message digest is the 192-bit string represented by the 6 words H0 H1 H2 H3 H4 and H5.
V. UNIFIED ARCHITECTURE OF MD-5 SHA-192
In the case of the MD5 operation the Data Transformation Unit uses only the four inputs/outputs B,C,D,E of each one of the four Data Transformation Rounds. The input/output named A,F is not used , for this hash function operation (MD5). This is due to the fact that MD5 processes on 128-bit blocks (4x32-bit) transformation blocks, instead of the 192-bit blocks that are used in SHA-192. The four Data Transformation Rounds are similar, but its one performs a different operation. MA components indicate modulo addition 232, while the shifters components define left shift rotations of the input data block [7] . The Data Transformation Round I operation is based on a Nonlinear Function i transformation of the three of BIn, CIn, and DIn, inputs. Then, this result is added to the fourth input EIn with the input data block and the constant. That result is rotated to the right and therotated output data are added with the input DIn. There are four different nonlinear functions, one used for each Data Transformation Round, which perform the digital logic transformation according to equations in 2.1.
The Hash Function Core can be used alternatively for the operation SHA-192 hash function also. In this case, the Data Transformation Unit and the Data Transformation Rounds process the data in a different way, compared with MD5 operation mode, in order the Hash Function Core to perform efficiently as SHA-192.For the SHA-192 operation each Data Transformation Round operates on all the six 32-bit variables (inputs/outputs) and this is one of the basic differences compared with MD5 mode. Thus the combined architecture of MD-5 and SHA-192 results in reduced hardware utilization compared to the individual implementation of MD-5.In the hardware realization, a select line is inserted which selects the functionality of appropriate algorithm at each block. Data transformation for combined hash computation is as in Fig.5 .
VI. RESULTS AND DISCUSSION
The hardware architecture is implemented in Verilog, and synthesis is performed with Xilinx ISE 9.2i.Virtex II kit is chosen for downloading the synthesized code. The power analysis is done using Synopsys-Design vision. The hardware utilization are tabulated . From the above tabulation, it could be inferred that the device utilization is less in unified architecture compared with the individual implementation of MD-5 and SHA-1. The unified architecture of MD-5 and SHA-192 proved to consume less power and also efficient in computing the hash.
The comparison has been made between individual architectures of MD5 and SHA-192 with the unified architecture which contains both MD5 ans SHA-192 in the same module. Unified architecture will have some functionalities similar for both the MD5 ans SHA-192 algorithm so that the area utilization can be reduced and power consumption will also reduced. The area, frequency and power consumption of MD5 and SHA-192 algorithm implemented in separate device and unified architecture is shown in figure 6 . Analysis gives the area occupied ,frequency and power consumption when both the algorithms implemented in same architectures. The area delay product comparison of individual architectures and the unified architecture is given in figure 7 . From which it could be inferred that the proposed combined architecture has better results.
The throughput analysis of individual and unified architectures is given in figure 8. Throughput is calculated using formulae, Throughput of the unified architecture is also comparatively high. The throughput of unified architecture achieves around 845 mbps for MD5 algorithm and 676mbps for proposed The proposed design is compared with existing hardware implementation [9] and it found that the proposed architectures is better in all means that is, area utilization , frequency and throughput all very good than the results presented in [9] . And also power analysis is made for proposed architecture and shows it consumes only 7.09 mW which is not made in the previous work.
VII. CONCLUSION
Thus in this work, a VLSI architecture of the integrity unit for the reconfigurable receiver is presented. The architecture is reconfigurable in the sense that, it operates either to give MD-5 hash or the SHA-192 message digest. It guarantees security level in reconfigurable receivers requiring data integrity. The comparisons of synthesis results proved that the proposed integrity unit is better, compared to the individual implementation of the hash algorithms. The power consumption is also proved to be applicable for the reconfigurable receiver terminals
